Metodo di pagamento
![hsbc](/img/service-policies-hsbc.png)
![paypal](/img/service-policies-paypal.png)
![wu](/img/service-policies-wu.png)
![mg](/img/service-policies-mg.png)
8-bit addressable latch with 250mA/ch
DIP20Produttore:
ProduttorePart #:
TPIC6259N
Scheda dati:
GenericPartNumber:
TPIC6259
PartDescription:
8-bit addressable latch with 250mA/ch
EDA/CAD Modelli:
Compila il breve modulo sottostante e ti forniremo immediatamente il preventivo.
This power logic 8-bit addressable latch controls open-drain DMOS transistor outputs and is designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and decoders or demultiplexers. This is a multi-functional device capable of storing single-line data in eight addressable latches with 3-to-8 decoding or demultiplexing mode active-low DMOS outputs.
Four distinct modes of operation are selectable by controlling the clear (CLR\) and enable (G\) inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in (D) terminal is written into the addressed latch. The addressed DMOS transistor output inverts the data input with all unaddressed DMOS-transistor outputs remaining in their previous states. In the memory mode, all DMOS-transistor outputs remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latch, enable G\ should be held high (inactive) while the address lines are changing. In the 3-to-8 decoding or demultiplexing mode, the addressed output is inverted with respect to the D input and all other outputs are high. In the clear mode, all outputs are high and unaffected by the address and data inputs.
Separate power and logic level ground pins are provided to facilitate maximum system flexibility. Pins 1, 10, 11, and 20 are internally connected, and each pin must be externally connected to the power system ground in order to minimize parasitic inductance. A single-point connection between pin 9, logic ground (LGND), and pins 1, 10, 11, and 20, power ground (PGND) must be externally made in a manner that reduces crosstalk between the logic and load circuits.
The TPIC6259 is characterized for operation over the operating case temperature range of -40°C to 125°C.
genericPartNumber | TPIC6259 | orderablePartNumber | TPIC6259N |
partDescription | 8-bit addressable latch with 250mA/ch | statusDisplay | ACTIVE |
statusDescription | This product has been released to the market and is available for purchase. For some products, newer alternatives may be available. |
Relativi al servizio post-vendita e alla liquidazione
Metodo di pagamento
Per canali di pagamento alternativi, contattaci a:
[email protected]metodo di spedizione
AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..
Prodotto 365 giorni
Qualità garantita
Promettiamo di fornire un servizio di garanzia della qualità di 365 giorni per tutti i nostri prodotti.
Qtà. | Prezzo unitario | Est. Prezzo |
---|---|---|
1+ | - | - |
I prezzi sottostanti sono solo di riferimento.
Tutte le distinte materiali (BOM) possono essere inviate via e-mail a
[email protected],
oppure compila il modulo sottostante per richiedere un preventivo per TPIC6259N, preventivi garantiti entro
12 ore.
Board with adhesive layer!