Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

NL17SZ07DFT2G-F22038 +BOM

The NLV17SZ07 is a high performance single non-inverting buffer, operating from 1.65-5.5 V, available in SC70/SC88a/SOT-353 package.

Produttore:

onsemi
ProduttorePart #:

NL17SZ07DFT2G-F22038
Scheda dati:

NL17SZ07DFT2G-F22038 Scheda dati (PDF)
Pbfree Code:

Yes
Part Life Cycle Code:

End Of Life
Reach Compliance Code:

compliant
Family:

LVC/LCX/Z
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per NL17SZ07DFT2G-F22038

NL17SZ07DFT2G-F22038 Descrizione generale

ON Semiconductor's NL17SZ07DFT2G-F22038, belonging to the 74LVC series, is an integrated circuit that plays a crucial role in digital logic applications. As a Low Voltage CMOS (LVC) device, it provides dual 2-input NAND gates with Schmitt-trigger inputs, ensuring noise immunity and low power consumption. Housed in a small outline package (SOIC), it offers space-efficient integration, while the wide supply voltage range of 1.65V to 5.5V enhances its adaptability for low-power scenarios. Its designation as a NAND gate and the inclusion of Schmitt-trigger inputs are denoted by the "07" and "D" in the part number, respectively. With a package type of SOIC-14, the NL17SZ07DFT2G-F22038 is a reliable choice for meeting the demands of digital logic designs

Caratteristiche principali

This NOR gate has low power consumption.
Its temperature range is quite broad.
It comes in a compact package.

Applicazione

Easy to use in any situation
Top choice for multiple uses
Efficient and reliable option

Specifiche

Source Content uid	NL17SZ07DFT2G-F22038	Pbfree Code	Yes
Part Life Cycle Code	End Of Life	Reach Compliance Code	compliant
Family	LVC/LCX/Z	JESD-30 Code	R-PDSO-G5
Logic IC Type	BUFFER	Moisture Sensitivity Level	1
Number of Functions	1	Number of Inputs	1
Number of Terminals	5	Output Characteristics	OPEN-DRAIN
Packing Method	TR	Peak Reflow Temperature (Cel)	260
Schmitt Trigger	NO	Surface Mount	YES
Technology	CMOS	Terminal Finish	MATTE TIN
Terminal Form	GULL WING	Terminal Position	DUAL
Time@Peak Reflow Temperature-Max (s)	30

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..