Metodo di pagamento
![hsbc](/img/service-policies-hsbc.png)
![paypal](/img/service-policies-paypal.png)
![wu](/img/service-policies-wu.png)
![mg](/img/service-policies-mg.png)
DDR DRAM, 64MX16, 0.35ns, CMOS, PBGA84, HALOGEN FREE AND ROHS COMPLIANT, FBGA-84
BGAProduttore:
SK HYNIX INC
ProduttorePart #:
H5PS1G63EFR-20L
Scheda dati:
Part Life Cycle Code:
Obsolete
Pin Count:
84
ECCN Code:
EAR99
HTS Code:
8542.32.00.32
EDA/CAD Modelli:
Invia tutte le distinte materiali a
[email protected],
oppure compila il modulo sottostante per un preventivo su H5PS1G63EFR-20L. Risposta garantita entro
12hr.
Compila il breve modulo sottostante e ti forniremo immediatamente il preventivo.
Device Features & Ordering Information
Key Features
VDD = 1.8 +/- 0.1V
VDDQ = 1.8 +/- 0.1V
All inputs and outputs are compatible with SSTL_18 interface
8 banks
Fully differential clock inputs (CK, /CK) operation
Double data rate interface
Source synchronous-data transaction aligned to bidirectional data strobe (DQS, DQS)
Differential Data Strobe (DQS, DQS)
Data outputs on DQS, DQSedges when read (edged DQ)
Data inputs on DQS centers when write (centered DQ)
On chip DLL align DQ, DQS and DQStransition with CK transition
DM mask write data-in at the both rising and falling edges of the data strobe
All addresses and control inputs except data, data strobes and data masks latched on the rising
edges of the clock
Programmable CAS latency 3, 4, 5 and 6 supported
Programmable additive latency 0, 1, 2, 3, 4 and 5 supported
Programmable burst length 4/8 with bothnibble sequential and interleave mode
Internal eight bank operations with single pulsed RAS
Auto refresh and self refresh supported
tRAS lockout supported
8K refresh cycles /64ms
JEDEC standard 84ball FBGA(x16)
Full strength driver option controlled by EMR
On Die Termination supported
Off Chip Driver Impedance Adjustment supported
Self-Refresh High Temperature Entry
Part Life Cycle Code | Obsolete | Pin Count | 84 |
Reach Compliance Code | ECCN Code | EAR99 | |
HTS Code | 8542.32.00.32 | Access Mode | MULTI BANK PAGE BURST |
Access Time-Max | 0.35 ns | Additional Feature | AUTO/SELF REFRESH |
Clock Frequency-Max (fCLK) | 500 MHz | I/O Type | COMMON |
Interleaved Burst Length | 4,8 | JESD-30 Code | R-PBGA-B84 |
JESD-609 Code | e1 | Length | 13 mm |
Memory Density | 1073741824 bit | Memory IC Type | DDR2 DRAM |
Memory Width | 16 | Number of Functions | 1 |
Number of Ports | 1 | Number of Terminals | 84 |
Number of Words | 67108864 words | Number of Words Code | 64000000 |
Operating Mode | SYNCHRONOUS | Operating Temperature-Max | 85 °C |
Operating Temperature-Min | Organization | 64MX16 | |
Output Characteristics | 3-STATE | Peak Reflow Temperature (Cel) | 260 |
Power Supplies | 1.8 V | Qualification Status | Not Qualified |
Refresh Cycles | 8192 | Seated Height-Max | 1.2 mm |
Self Refresh | YES | Sequential Burst Length | 4,8 |
Standby Current-Max | 0.01 A | Supply Current-Max | 0.3 mA |
Supply Voltage-Max (Vsup) | 1.9 V | Supply Voltage-Min (Vsup) | 1.7 V |
Supply Voltage-Nom (Vsup) | 1.8 V | Surface Mount | YES |
Technology | CMOS | Temperature Grade | OTHER |
Terminal Finish | Tin/Silver/Copper (Sn96.5Ag3.0Cu0.5) | Terminal Form | BALL |
Terminal Pitch | 0.8 mm | Terminal Position | BOTTOM |
Time@Peak Reflow Temperature-Max (s) | 20 | Width | 8 mm |
Relativi al servizio post-vendita e alla liquidazione
Metodo di pagamento
Per canali di pagamento alternativi, contattaci a:
[email protected]metodo di spedizione
AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..
Prodotto 365 giorni
Qualità garantita
Promettiamo di fornire un servizio di garanzia della qualità di 365 giorni per tutti i nostri prodotti.
Qtà. | Prezzo unitario | Est. Prezzo |
---|---|---|
1+ | - | - |
I prezzi sottostanti sono solo di riferimento.
AK1573
Asahi Kasei Microdevices/AKM
1000+ $2,489
MN3102
Panasonic
Durable Plastic Package for Moisture-Sensitive Environments
SI5351A-B-GT
Skyworks
Clock Generator Si5351A-B-GT PK
LMX2594RHAT
Texas Instruments
15-GHz wideband PLLatinum™ RF synthesizer with phase synchronization and JESD204B support 40-VQFN -40 to 85"
LM565CN
Texas Instruments
PLL Single 0.25MHz to 0.5MHz 14-Pin MDIP Rail