Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

CDCLVD2102RGTT +BOM

Low jitter, dual 1:2 universal-to-LVDS buffer

Produttore:

TI
ProduttorePart #:

CDCLVD2102RGTT
Scheda dati:

CDCLVD2102RGTT Scheda dati (PDF)
Pbfree Code:

Yes
Part Life Cycle Code:

Active
Pin Count:

16
Reach Compliance Code:

compliant
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per CDCLVD2102RGTT

E-mail: [email protected]

Skype: live:.cid.ab6b29428937b76

tel: +852 95804164

CDCLVD2102RGTT Descrizione generale

With its ability to distribute two clock inputs to 4 pairs of differential LVDS clock outputs, the CDCLVD2102RGTT clock buffer is a versatile and high-performance device. It features input hysteresis to prevent random oscillation of the outputs in the absence of an input signal, as well as a fail safe function for added reliability. The device operates in a 2.5V supply environment and is characterized for use in temperatures ranging from –40°C to 85°C, making it suitable for a wide range of operating conditions. The small 16-pin, 3-mm × 3-mm QFN package ensures that the CDCLVD2102RGTT is suitable for applications where space is at a premium. The control pin (EN) allows for easy control of the outputs, with the ability to disable or enable outputs as needed

Caratteristiche principali

Synchronized Data Transfer
Data Compression and Expansion
High-Speed Interface Protocols

Specifiche

Source Content uid	CDCLVD2102RGTT	Pbfree Code	Yes
Part Life Cycle Code	Active	Pin Count	16
Reach Compliance Code	compliant	ECCN Code	EAR99
HTS Code	8542.39.00.01	Family	CDC
Input Conditioning	DIFFERENTIAL	JESD-30 Code	S-PQCC-N16
Logic IC Type	LOW SKEW CLOCK DRIVER	Moisture Sensitivity Level	2
Number of Functions	2	Number of Inverted Outputs
Number of Terminals	16	Number of True Outputs	1
Packing Method	TR	Peak Reflow Temperature (Cel)	260
Surface Mount	YES	Temperature Grade	INDUSTRIAL
Terminal Finish	NICKEL PALLADIUM GOLD	Terminal Form	NO LEAD
Terminal Position	QUAD	Time@Peak Reflow Temperature-Max (s)	30
Product Category	Clock Buffer	Series	CDCLVD2102
Number of Outputs	4 Output	Maximum Input Frequency	800 MHz
Supply Voltage - Max	2.625 V	Supply Voltage - Min	2.375 V
Propagation Delay - Max	2.5 ns	Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C	Mounting Style	SMD/SMT
Development Kit	CDCLVD2102EVM	Input Type	LVCMOS, LVDS, LVPECL
Max Output Freq	800 MHz	Moisture Sensitive	Yes
Operating Supply Current	76 mA	Output Type	LVDS
Product Type	Clock Buffers	Factory Pack Quantity	250
Subcategory	Clock & Timer ICs	Unit Weight	0.000850 oz

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..