Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

CDCLVD110ARHBT +BOM

1-to-10 LVDS clock buffer up to 1100-MHz with minimum skew for clock distribution

Produttore:

Texas Instruments, Inc
ProduttorePart #:

CDCLVD110ARHBT
Scheda dati:

CDCLVD110ARHBT Scheda dati (PDF)
Function:

Differential
Additive RMS Jitter (typ) (fs):

111
Output Frequency (max) (MHz):

1100
Number Of Outputs:

10
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per CDCLVD110ARHBT

E-mail: [email protected]

Skype: live:.cid.ab6b29428937b76

tel: +852 95804164

CDCLVD110ARHBT Descrizione generale

With its ability to distribute differential LVDS clock inputs with minimal skew, the CDCLVD110A clock driver stands out as a top-tier solution for clock distribution applications. Its programmable outputs, coupled with an advanced start-up circuit, provide users with a versatile and highly efficient tool for managing clock signals. The device's robust design allows it to operate reliably in a wide temperature range, making it a dependable choice for demanding environments

Caratteristiche principali

Low-Output Skew <30 ps (Typical) for Clock-Distribution Applications
Distributes One Differential Clock Input to 10 LVDS Differential Clock Outputs
V_CC Range: 2.5 V ±5%
Typical Signaling Rate Capability of Up to 1.1 GHz
Configurable Register (SI/CK) Individually Enables Disables Outputs, Selectable CLK0, CLK0 or CLK1, CLK1 Inputs
Full Rail-to-Rail Common-Mode Input Range
Receiver Input Threshold: ±100 mV
Available in 32-Pin LQFP and VQFN Package
Fail-Safe I/O-Pins for V_DD = 0 V (Power Down)

Specifiche

Function	Differential	Additive RMS jitter (typ) (fs)	111
Output frequency (max) (MHz)	1100	Number of outputs	10
Output supply voltage (V)	2.5	Core supply voltage (V)	2.5
Output skew (ps)	50	Features	1:10 fanout, Individual output enable control
Operating temperature range (°C)	-40 to 85	Rating	Catalog
Output type	LVDS	Input type	LVDS
feature-maximum-operating-supply-voltage-v	2.625	feature-minimum-operating-supply-voltage-v	2.375
feature-packaging	Tape and Reel	feature-rad-hard
feature-pin-count	32	feature-cecc-qualified	No
feature-esd-protection		feature-escc-qualified
feature-military	No	feature-aec-qualified	No
feature-aec-qualified-number		feature-auto-motive	No
feature-p-pap	No	feature-eccn-code	EAR99
feature-svhc	No	feature-svhc-exceeds-threshold	No

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..