Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

87002AG-02LF +BOM

1:2, Differential-to-LVCMOS/LVTTL Zero Delay Clock Generator

Produttore:

Renesas Technology Corp
ProduttorePart #:

87002AG-02LF
Scheda dati:

87002AG-02LF Scheda dati (PDF)
Pkg. Type:

TSSOP
Lead Count (#):

20
Temp. Grade:

C
Pb (Lead) Free:

Yes
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per 87002AG-02LF

87002AG-02LF Descrizione generale

The 87002-02 is a highly versatile 1:2 Differential-to- LVCMOS/LVTTL Clock Generator. The 87002-02 has a differential clock input. The CLK, nCLK pair can accept most standard differential input levels. Internal bias on the nCLK input allows the CLK input to accept LVCMOS/LVTTL. The 87002-02 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider and has an input and output frequency range of 15.625MHz to 250MHz. The reference divider, feedback divider and output divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve "zero delay" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output dividers.

Caratteristiche principali

Two LVCMOS/LVTTL outputs, 7? typical output impedance
CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, HSTL, HCSL, SSTL
Internal bias on nCLK to support LVCMOS/LVTTL levels on CLK input
Output frequency range: 15.625MHz to 250MHz
Input frequency range: 15.625MHz to 250MHz
VCO range: 250MHz to 500MHz
External feedback for "zero delay" clock regeneration with configurable frequencies
Programmable dividers allow for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8
Fully integrated PLL
Cycle-to-cycle jitter: 45ps (maximum)
Output skew: 35ps (maximum)
Static phase offset: -10ps ± 150ps (3.3V ± 5%)
Full 3.3V or 2.5V operating supply
5V tolerant inputs
0°C to 70°C ambient operating temperature
Available in both standard (RoHS 5) and lead-free (RoHS 6) packages
Industrial temperature information available upon request

Specifiche

Pkg. Type	TSSOP	Lead Count (#)	20
Temp. Grade	C	Pb (Lead) Free	Yes
Carrier Type	Tube

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..