Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

XCV1000-4BG560I +BOM

27648-Cell CMOS FPGA with 250MHz clock speed

Produttore:

XILINX
ProduttorePart #:

XCV1000-4BG560I
Scheda dati:

XCV1000-4BG560I Scheda dati (PDF)
Part Life Cycle Code:

Obsolete
Pin Count:

560
Reach Compliance Code:

not_compliant
HTS Code:

8542.39.00.01
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per XCV1000-4BG560I

E-mail: [email protected]

Skype: live:.cid.ab6b29428937b76

tel: +852 95804164

XCV1000-4BG560I Descrizione generale

The XCV1000-4BG560I from Xilinx's Virtex E family of FPGAs is a versatile and powerful device that can be used in a variety of applications. Its 1 million system gates allow for the implementation of complex digital systems, making it ideal for telecommunications, networking, aerospace, and defense applications. The FPGA also boasts a generous amount of memory resources, including 72 kilobits of distributed RAM and 2 megabits of block RAM, as well as high-speed transceivers for rapid data transfer over serial interfaces. With 560 I/O pins, interfacing with external devices and peripherals is a breeze. Operating at a maximum speed of 360 MHz, the XCV1000-4BG560I provides high performance for demanding tasks

Specifiche

Part Life Cycle Code	Obsolete	Pin Count	560
Reach Compliance Code	not_compliant	HTS Code	8542.39.00.01
Clock Frequency-Max	250 MHz	Combinatorial Delay of a CLB-Max	0.8 ns
JESD-30 Code	S-PBGA-B560	JESD-609 Code	e0
Length	42.5 mm	Moisture Sensitivity Level	3
Number of CLBs	6144	Number of Equivalent Gates	1124022
Number of Inputs	404	Number of Logic Cells	27648
Number of Outputs	404	Number of Terminals	560
Organization	6144 CLBS, 1124022 GATES	Peak Reflow Temperature (Cel)	225
Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY	Qualification Status	Not Qualified
Seated Height-Max	1.7 mm	Supply Voltage-Max	2.625 V
Supply Voltage-Min	2.375 V	Supply Voltage-Nom	2.5 V
Surface Mount	YES	Technology	CMOS
Terminal Finish	Tin/Lead (Sn63Pb37)	Terminal Form	BALL
Terminal Pitch	1.27 mm	Terminal Position	BOTTOM
Time@Peak Reflow Temperature-Max (s)	30	Width	42.5 mm

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..