Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

XCS10-3PC84C +BOM

The XCS10-3PC84C is a Field Programmable Gate Array with a clock speed of 357MHz and 2700 cells, housed in a PQFP144 package

Produttore:

XILINX
ProduttorePart #:

XCS10-3PC84C
Scheda dati:

XCS10-3PC84C Scheda dati (PDF)
Part Life Cycle Code:

Obsolete
Pin Count:

84
ECCN Code:

EAR99
HTS Code:

8542.39.00.01
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per XCS10-3PC84C

E-mail: [email protected]

Skype: live:.cid.ab6b29428937b76

tel: +852 95804164

XCS10-3PC84C Descrizione generale

As an integral part of the XCS10 family, the Xilinx XCS10-3PC84C FPGA offers unparalleled flexibility and performance for electronics projects of all kinds. Boasting 10,000 logic cells, this FPGA provides users with extensive resources to bring their designs to life and cater to diverse functionalities. With support for 3.3V voltage, the XCS10-3PC84C is well-equipped to meet the power demands of modern applications while offering customizable features for low-power settings. The device's reprogrammable architecture enables swift design modifications and updates, ensuring that projects can adapt to changing requirements seamlessly. Additionally, the 84-pin plastic chip carrier (PC84C) package type streamlines the integration process, making it easy for engineers to incorporate the FPGA into their systems with ease and efficiency

Specifiche

Part Life Cycle Code	Obsolete	Pin Count	84
Reach Compliance Code		ECCN Code	EAR99
HTS Code	8542.39.00.01	Additional Feature	MAXIMUM USABLE GATES 10000
Clock Frequency-Max	125 MHz	Combinatorial Delay of a CLB-Max	1.6 ns
JESD-30 Code	S-PQCC-J84	JESD-609 Code	e0
Length	29.3116 mm	Moisture Sensitivity Level	3
Number of CLBs	196	Number of Equivalent Gates	3000
Number of Inputs	112	Number of Logic Cells	196
Number of Outputs	112	Number of Terminals	84
Operating Temperature-Max	85 °C	Operating Temperature-Min
Organization	196 CLBS, 3000 GATES	Peak Reflow Temperature (Cel)	225
Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY	Qualification Status	Not Qualified
Seated Height-Max	5.08 mm	Supply Voltage-Max	5.25 V
Supply Voltage-Min	4.75 V	Supply Voltage-Nom	5 V
Surface Mount	YES	Technology	CMOS
Temperature Grade	OTHER	Terminal Finish	TIN LEAD
Terminal Form	J BEND	Terminal Pitch	1.27 mm
Terminal Position	QUAD	Time@Peak Reflow Temperature-Max (s)	30
Width	29.3116 mm

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..