Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

XCS05-3PC84C +BOM

PQCC84-packaged FPGA with 100 CLBS, 2000 gates, and a clock speed of 125MHz, known as XCS05-3PC84C

Produttore:

XILINX
ProduttorePart #:

XCS05-3PC84C
Scheda dati:

XCS05-3PC84C Scheda dati (PDF)
Part Life Cycle Code:

Active
Pin Count:

84
Additional Feature:

MAXIMUM USABLE GATES 5000
Clock Frequency-Max:

125 MHz
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per XCS05-3PC84C

E-mail: [email protected]

Skype: live:.cid.ab6b29428937b76

tel: +852 95804164

XCS05-3PC84C Descrizione generale

The XCS05-3PC84C by Xilinx is a powerful CPLD from the XC9500 series, offering 5,000 gates and 64 macrocells for advanced logic implementation. Its 3.3-volt operation makes it ideal for low-power applications, striking a perfect balance between performance and energy efficiency. The 84-pin plastic leaded chip carrier (PLCC) package ensures easy integration into various electronic systems, catering to industrial applications with its wide temperature range of -40°C to 85°C. With its robust features and reliable performance, the XCS05-3PC84C is an excellent choice for designers looking to optimize energy usage while achieving high-level logic implementation

Specifiche

Part Life Cycle Code	Active	Pin Count	84
Reach Compliance Code		Additional Feature	MAXIMUM USABLE GATES 5000
Clock Frequency-Max	125 MHz	Combinatorial Delay of a CLB-Max	1.6 ns
JESD-30 Code	S-PQCC-J84	Length	29.3116 mm
Number of CLBs	100	Number of Equivalent Gates	2000
Number of Terminals	84	Operating Temperature-Max	85 °C
Operating Temperature-Min		Organization	100 CLBS, 2000 GATES
Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY	Qualification Status	COMMERCIAL
Seated Height-Max	5.08 mm	Supply Voltage-Max	5.25 V
Supply Voltage-Min	4.75 V	Supply Voltage-Nom	5 V
Surface Mount	YES	Technology	CMOS
Temperature Grade	OTHER	Terminal Form	J BEND
Terminal Pitch	1.27 mm	Terminal Position	QUAD
Width	29.3116 mm

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..