Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

XC6SLX4-2TQG144I +BOM

Detailed description of features

Produttore:

XILINX
ProduttorePart #:

XC6SLX4-2TQG144I
Scheda dati:

XC6SLX4-2TQG144I Scheda dati (PDF)
Programmabe:

Not Verified
Number Of LABs/CLBs:

300
Number Of Logic Elements/Cells:

3840
Total RAM Bits:

221184
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per XC6SLX4-2TQG144I

XC6SLX4-2TQG144I Descrizione generale

Xilinx's XC6SLX4-2TQG144I FPGA is a member of the Spartan-6 family, known for its robust performance and versatility. With 4,320 logic cells, this FPGA offers ample resources for implementing complex logic designs. The -3 speed grade allows it to reach speeds of up to 400 MHz, making it suitable for high-performance applications. Its 144-pin TQFP package type ensures easy integration into designs, while the 176 user I/O pins provide flexibility for interfacing with external devices. Moreover, the XC6SLX4-2TQG144I boasts 16 configurable block RAM modules with a total capacity of 576 Kb, enabling efficient data storage and processing. The presence of 16 DSP slices further enhances its capabilities for signal processing applications. With support for various I/O standards such as LVCMOS, LVTTL, and LVDS, this FPGA can accommodate a wide range of design requirements, making it a valuable asset in the field of programmable logic devices

Caratteristiche principali

-3, -3N, -2, -1L (LX)/-3, -3N, -2 (LXT) speed grades with 0 to 85°C and -40 to 100°C temperatureSmall form factor packaging, MicroBlaze™ soft processor, diverse number of supported I/O protocolsAdvanced power management, SelectIO™ interface technology, 18Kb (2 x 9Kb) block RAMsSpartan®-6 provides increased system performance with up to 8 low power 3.2Gb/s serial transceivers800Mb/s DDR3 with integrated memory controller, zero power with hibernate power-down modeBOM cost reduction, clock management tile (CMT) for enhanced performanceAuto detect configuration options and enhanced IP security with AES and device DNA protectionEnabled by ISE® design suite (no cost, front to back FPGA design solution for Linux and Windows)1.14 to 1.26V (-3, -3N, -2), 0.95 to 1.05V (-1L) internal supply voltage (standard performance)Lower power 1V core voltage (LX/-1L), high performance 1.2V core voltage (LX, LXT/-2, -3, -3N)

Specifiche

Programmabe	Not Verified	Number of LABs/CLBs	300
Number of Logic Elements/Cells	3840	Total RAM Bits	221184
Number of I/O	102	Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V	Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..