Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

XC5VLX30-2FF324I +BOM

XC5VLX30-2FF324I 30720 2400 FCBGA-324(19x19) Programmable Logic Device CPLDs/FPGAs

Produttore:

XILINX
ProduttorePart #:

XC5VLX30-2FF324I
Scheda dati:

XC5VLX30-2FF324I Scheda dati (PDF)
Pbfree Code:

No
Part Life Cycle Code:

Transferred
Pin Count:

324
Reach Compliance Code:

not_compliant
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per XC5VLX30-2FF324I

E-mail: [email protected]

Skype: live:.cid.ab6b29428937b76

tel: +852 95804164

XC5VLX30-2FF324I Descrizione generale

Positioned at the forefront of FPGA technology, the XC5VLX30-2FF324I from Xilinx's Virtex-5 LX family is a versatile and high-performance device designed to cater to a broad range of applications. Boasting a substantial logic resource of 29,440 slices equipped with four 6-input LUTs and eight flip-flops each, this FPGA offers unparalleled computational capabilities. The presence of 160 block RAMs, each with 36 Kb of memory, further enhances its data processing efficiency. Operating at a maximum frequency of 550 MHz, the XC5VLX30-2FF324I delivers exceptional performance, with a peak DSP performance of 432 GMACs ensuring rapid and reliable data processing. Its 324 user I/O pins provide ample flexibility for interfacing with external components, making it a versatile choice for diverse system designs. Supporting multiple configuration options, including bitstream configuration via various interfaces, this FPGA offers ease of use and adaptability. Housed in a 324-pin flip-chip package, the XC5VLX30-2FF324I is well-suited for compact and high-density applications where space efficiency is paramount

Specifiche

Pbfree Code	No	Part Life Cycle Code	Transferred
Pin Count	324	Reach Compliance Code	not_compliant
ECCN Code	3A991.D	HTS Code	8542.39.00.01
Factory Lead Time	72 Weeks	Combinatorial Delay of a CLB-Max	0.77 ns
JESD-30 Code	S-PBGA-B324	JESD-609 Code	e0
Length	19 mm	Moisture Sensitivity Level	4
Number of CLBs	2400	Number of Inputs	220
Number of Logic Cells	30720	Number of Outputs	220
Number of Terminals	324	Operating Temperature-Max	100 °C
Operating Temperature-Min	-40 °C	Organization	2400 CLBS
Peak Reflow Temperature (Cel)	225	Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY
Qualification Status	Not Qualified	Seated Height-Max	2.85 mm
Supply Voltage-Max	1.05 V	Supply Voltage-Min	0.95 V
Supply Voltage-Nom	1 V	Surface Mount	YES
Temperature Grade	INDUSTRIAL	Terminal Finish	TIN LEAD
Terminal Form	BALL	Terminal Pitch	1 mm
Terminal Position	BOTTOM	Time@Peak Reflow Temperature-Max (s)	30
Width	19 mm

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..