Metodo di pagamento
![hsbc](/img/service-policies-hsbc.png)
![paypal](/img/service-policies-paypal.png)
![wu](/img/service-policies-wu.png)
![mg](/img/service-policies-mg.png)
Field Programmable Gate Array
PQFP-208Produttore:
ProduttorePart #:
XC2S50E-6PQG208C
Scheda dati:
Pbfree Code:
Yes
Part Life Cycle Code:
Obsolete
Pin Count:
208
ECCN Code:
EAR99
EDA/CAD Modelli:
Invia tutte le distinte materiali a
[email protected],
oppure compila il modulo sottostante per un preventivo su XC2S50E-6PQG208C. Risposta garantita entro
12hr.
Compila il breve modulo sottostante e ti forniremo immediatamente il preventivo.
The XC2S50E-6PQG208C is a powerful FPGA with 50,000 system gates, providing the flexibility to perform a wide range of logic functions. Operating at a maximum speed of 6 nanoseconds, it is well-suited for applications requiring fast processing. The compact PQG208 package makes it easy to integrate into small form factor designs, offering 208 pins for soldering onto a printed circuit board. This provides a high level of connectivity, with multiple I/O pins that can be programmed to interface with external devices and support various communication protocols including SPI, I2C, and UART. This makes seamless integration with other system components a breeze. Whether it's for industrial automation, telecommunications, or consumer electronics, the XC2S50E-6PQG208C offers a versatile solution for complex logic and processing needs
Pbfree Code | Yes | Part Life Cycle Code | Obsolete |
Pin Count | 208 | Reach Compliance Code | |
ECCN Code | EAR99 | HTS Code | 8542.39.00.01 |
Additional Feature | MAXIMUM USABLE GATES = 50000 | Clock Frequency-Max | 357 MHz |
Combinatorial Delay of a CLB-Max | 0.47 ns | JESD-30 Code | S-PQFP-G208 |
JESD-609 Code | e3 | Length | 28 mm |
Moisture Sensitivity Level | 3 | Number of CLBs | 384 |
Number of Equivalent Gates | 23000 | Number of Inputs | 182 |
Number of Logic Cells | 1728 | Number of Outputs | 182 |
Number of Terminals | 208 | Operating Temperature-Max | 85 °C |
Operating Temperature-Min | Organization | 384 CLBS, 23000 GATES | |
Peak Reflow Temperature (Cel) | 245 | Programmable Logic Type | FIELD PROGRAMMABLE GATE ARRAY |
Qualification Status | Not Qualified | Seated Height-Max | 4.1 mm |
Supply Voltage-Max | 1.89 V | Supply Voltage-Min | 1.71 V |
Supply Voltage-Nom | 1.8 V | Surface Mount | YES |
Technology | CMOS | Temperature Grade | OTHER |
Terminal Finish | Matte Tin (Sn) | Terminal Form | GULL WING |
Terminal Pitch | 0.5 mm | Terminal Position | QUAD |
Time@Peak Reflow Temperature-Max (s) | 30 | Width | 28 mm |
Relativi al servizio post-vendita e alla liquidazione
Metodo di pagamento
Per canali di pagamento alternativi, contattaci a:
[email protected]metodo di spedizione
AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..
Prodotto 365 giorni
Qualità garantita
Promettiamo di fornire un servizio di garanzia della qualità di 365 giorni per tutti i nostri prodotti.
Qtà. | Prezzo unitario | Est. Prezzo |
---|---|---|
1+ | - | - |
I prezzi sottostanti sono solo di riferimento.