Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

TSB43AB23IPDTEP +BOM

1394 Interface IC Mil Enh OHCI PHY/ Link Layer Cntrlr

Produttore:

Texas Instruments, Inc
ProduttorePart #:

TSB43AB23IPDTEP
Scheda dati:

TSB43AB23IPDTEP Scheda dati (PDF)
Programmable:

Not Verified
Protocol:

IEEE 1394
Function:

Physical Layer Controller
Interface:

PCI
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per TSB43AB23IPDTEP

E-mail: [email protected]

Skype: live:.cid.ab6b29428937b76

tel: +852 95804164

TSB43AB23IPDTEP Descrizione generale

IEEE 1394 Physical Layer Controller IEEE 1394-1995, 1394a-2000, OHCI, Firewire™, i.Link™ PCI Interface 128-TQFP (14x14)

Caratteristiche principali

Fully compliant with 1394 Open Host Controller Interface Specification (Release 1.1)
Fully compliant with provisions of IEEE Std 1394-1995 for a high-performance serial busand IEEE Std 1394a-2000
Fully interoperable with FireWire and i.LINK implementations of IEEE Std 1394
Compliant with Intel Mobile Power Guideline 2000
Full IEEE Std 1394a-2000 support includes: connection debounce, arbitrated short reset, multispeed concatenation, arbitration acceleration, fly-by concatenation, and port disable/suspend/resume
Power-down features to conserve energy in battery-powered applications include: automatic device power down during suspend, PCI power management for link-layer, and inactive ports powered down
Ultralow-power sleep mode
Three IEEE Std 1394a-2000 fully compliant cable ports at 100M bits/s, 200M bits/s, and 400M bits/s
Cable ports monitor line conditions for active connection to remote node
Cable power presence monitoring
Separate cable bias (TPBIAS) for each port
1.8-V core logic with universal PCI interfaces compatible with 3.3-V and 5-V PCI signaling environments
Physical write posting of up to three outstanding transactions
PCI burst transfers and deep FIFOs to tolerate large host latency
PCI_CLKRUN\ protocol
External cycle timer control for customized synchronization
Extended resume signaling for compatibility with legacy DV components
PHY-link logic performs system initialization and arbitration functions
PHY-link encode and decode functions included for data-strobe bit level encoding
PHY-link incoming data resynchronized to local clock
Low-cost 24.576-MHz crystal provides transmit and receive data at 100M bits/s, 200M bits/s, and 400M bits/s
Node power class information signaling for system power management
Serial ROM interface supports 2-wire serial EEPROM devices
Two general-purpose I/Os
Register bits give software control of contender bit, power class bits, link active control bit, and IEEE Std 1394a-2000 features
Fabricated in advanced low-power CMOS process
Isochronous receive dual-buffer mode
Out-of-order pipelining for asynchronous transmit requests
Register access fail interrupt when the PHY SCLK is not active
PCI power-management D0, D1, D2, and D3 power states
Initial bandwidth available and initial channels available registers
PME\ support per 1394 Open Host Controller Interface Specification

Specifiche

Category	Integrated Circuits (ICs)InterfaceControllers	Series	-
Programmable	Not Verified	Protocol	IEEE 1394
Function	Physical Layer Controller	Interface	PCI
Standards	IEEE 1394-1995, 1394a-2000, OHCI, Firewire™, i.Link™	Voltage - Supply	3V ~ 3.6V
Current - Supply	-	Operating Temperature	-40°C ~ 85°C
Base Product Number	TSB43AB23

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..