Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

R5F71494AD80FPV +BOM

Cutting-edge microcontroller with powerful features

Produttore:

RENESAS ELECTRONICS CORP
ProduttorePart #:

R5F71494AD80FPV
Scheda dati:

R5F71494AD80FPV Scheda dati (PDF)
Part Life Cycle Code:

Not Recommended
Reach Compliance Code:

compliant
HTS Code:

8542.31.00.01
Has ADC:

YES
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per R5F71494AD80FPV

Caratteristiche principali

Central processing unit with an internal 32-bit RISC (Reduced Instruction Set Computer) architecture
Instruction length: 16-bit fixed length for improved code efficiency
Load-store architecture (basic operations are executed between registers)
Sixteen 32-bit general registers
Five-stage pipeline
On-chip multiplier: Multiplication operations (32 bits × 32 bits → 64 bits) executed in two to five cycles
C language-oriented 62 basic instructions
Note: Some specifications on slot illegal instruction exception handling in this LSI differ from those of the conventional SH-2. For details, see section 5.8.4, Notes on Slot Illegal Instruction Exception Handling.
Operating modes
Operating modes
 Single chip mode
 Extended ROM enabled mode (only in SH7149)
 Extended ROM disabled mode (only in SH7149)
Operating states
 Program execution state
 Exception handling state
 Bus release state (only in SH7149)
Power-down modes
 Sleep mode
 Software standby mode
 Deep software standby mode
 Module standby mode
User break controller
Addresses, data values, type of access, and data size can all be set as break conditions
Supports a sequential break function
Two break channels
In the masked ROM version, only the L bus instruction fetch address break (two channels) can be set

Specifiche

Source Content uid	R5F71494AD80FPV	Part Life Cycle Code	Not Recommended
Reach Compliance Code	compliant	HTS Code	8542.31.00.01
Has ADC	YES	Address Bus Width	20
Bit Size	32	Clock Frequency-Max	12.5 MHz
DAC Channels	NO	DMA Channels	NO
External Data Bus Width	16	JESD-30 Code	S-PQFP-G100
Length	14 mm	Number of I/O Lines	75
Number of Terminals	100	On Chip Program ROM Width	8
Operating Temperature-Max	85 °C	Operating Temperature-Min	-40 °C
PWM Channels	YES	RAM (bytes)	8192
ROM (words)	262144	ROM Programmability	FLASH
Seated Height-Max	1.7 mm	Speed	80 MHz
Supply Voltage-Max	5.5 V	Supply Voltage-Min	4 V
Supply Voltage-Nom	5 V	Surface Mount	YES
Technology	CMOS	Temperature Grade	INDUSTRIAL
Terminal Form	GULL WING	Terminal Pitch	0.5 mm
Terminal Position	QUAD	Width	14 mm
uPs/uCs/Peripheral ICs Type	MICROCONTROLLER, RISC

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..