Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

PSD834F2V-15M +BOM

High-density PQFP package with pins and a height of

Produttore:

STMicroelectronics
ProduttorePart #:

PSD834F2V-15M
Scheda dati:

PSD834F2V-15M Scheda dati (PDF)
Maximum Operating Frequency:

23.2 MHz
Operating Supply Voltage:

3.3 V
Minimum Operating Temperature:

0 C
Maximum Operating Temperature:

+ 70 C
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per PSD834F2V-15M

E-mail: [email protected]

Skype: live:.cid.ab6b29428937b76

tel: +852 95804164

PSD834F2V-15M Descrizione generale

Programmable Peripherals IC 52-PQFP (10x10)

Caratteristiche principali

FLASH IN-SYSTEM PROGRAMMABLE (ISP)
PERIPHERAL FOR 8-BIT MCUS
DUAL BANK FLASH MEMORIES
– UP TO 2 Mbit OF PRIMARY FLASH
MEMORY (8 Uniform Sectors, 32K x8)
– UP TO 256 Kbit SECONDARY FLASH
MEMORY (4 Uniform Sectors)
– Concurrent operation: READ from one
memory while erasing and writing the
UP TO 256 Kbit BATTERY-BACKED SRAM
27 RECONFIGURABLE I/O PORTS
ENHANCED JTAG SERIAL PORT
PLD WITH MACROCELLS
– Over 3000 Gates of PLD: CPLD and DPLD
– CPLD with 16 Output Macrocells (OMCs)
and 24 Input Macrocells (IMCs)
– DPLD - user defined internal chip select decoding
27 INDIVIDUALLY CONFIGURABLE I/O PORT PINS
The can be used for the following functions:
– MCU I/Os
– PLD I/Os
– Latched MCU address output
– Special function I/Os.
– 16 of the I/O ports may be configured as
open-drain outputs.
IN-SYSTEM PROGRAMMING (ISP) WITH JTAG
– Built-in JTAG compliant serial port allows
full-chip In-System Programmability
– Efficient manufacturing allow easy
product testing and programming
– Use low cost FlashLINK cable with PC
PAGE REGISTER
– Internal page register that can be used to
expand the microcontroller address space
by a factor of 256
PROGRAMMABLE POWER MANAGEMENT
HIGH ENDURANCE:
– 100,000 Erase/WRITE Cycles of Flash Memory
– 1,000 Erase/WRITE Cycles of PLD
– 15 Year Data Retention
5V±10% SINGLE SUPPLY VOLTAGE
STANDBY CURRENT AS LOW AS 50µA

Specifiche

Product Category	FPGA - Configuration Memory	Maximum Operating Frequency	23.2 MHz
Operating Supply Voltage	3.3 V	Minimum Operating Temperature	0 C
Maximum Operating Temperature	+ 70 C	Mounting Style	SMD/SMT
Moisture Sensitive	Yes	Product Type	FPGA - Configuration Memory
Series	PSD834	Factory Pack Quantity	576
Subcategory	Programmable Logic ICs	Supply Voltage - Max	3.6 V
Supply Voltage - Min	3 V	Unit Weight	0.017496 oz

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..