Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

LFXP2-8E-5QN208C +BOM

Cell Count: 8000

Produttore:

Lattice Semiconductor Corporation
ProduttorePart #:

LFXP2-8E-5QN208C
Scheda dati:

LFXP2-8E-5QN208C Scheda dati (PDF)
Part Life Cycle Code:

Active
Pin Count:

208
Reach Compliance Code:

compliant
ECCN Code:

EAR99
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per LFXP2-8E-5QN208C

LFXP2-8E-5QN208C Descrizione generale

Lattice Semiconductor's LFXP2-8E-5QN208C is an FPGA from the LatticeXP2 family, designed to provide a balanced combination of power, performance, and features. With 2,500 LUTs, 168 kbits of embedded memory, and 82 user I/Os, this FPGA offers versatile connectivity for a wide range of applications. Operating at a maximum speed of 250 MHz, it delivers high-performance capabilities while maintaining low power consumption. The 208-pin QFN package ensures a compact and cost-effective solution for embedded systems, making it an ideal choice for space-constrained designs. Additionally, the FPGA can be easily programmed using the Lattice Diamond design software, allowing for seamless configuration and implementation of custom logic functions

Caratteristiche principali

Low-power, low-cost FPGA
146 I/O surface mount package
Temperature range of 0°C to 85°C (TJ)
208-BFQFP XP2 package
226304 bits
Operating voltage range of 1.14 V to 1.26 V

Specifiche

Part Life Cycle Code	Active	Pin Count	208
Reach Compliance Code	compliant	ECCN Code	EAR99
HTS Code	8542.39.00.01	Clock Frequency-Max	435 MHz
Combinatorial Delay of a CLB-Max	0.494 ns	JESD-30 Code	S-PQFP-G208
JESD-609 Code	e3	Length	28 mm
Moisture Sensitivity Level	3	Number of CLBs	1000
Number of Inputs	146	Number of Logic Cells	8000
Number of Outputs	146	Number of Terminals	208
Operating Temperature-Max	85 °C	Operating Temperature-Min
Peak Reflow Temperature (Cel)	245	Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY
Qualification Status	Not Qualified	Seated Height-Max	4.1 mm
Supply Voltage-Max	1.26 V	Supply Voltage-Min	1.14 V
Supply Voltage-Nom	1.2 V	Surface Mount	YES
Technology	CMOS	Temperature Grade	OTHER
Terminal Finish	MATTE TIN	Terminal Form	GULL WING
Terminal Pitch	0.5 mm	Terminal Position	QUAD
Time@Peak Reflow Temperature-Max (s)	40	Width	28 mm

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..