Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

LCMXO2-7000HC-6TG144I +BOM

Package type: 144-pin TQFP

Produttore:

Lattice
ProduttorePart #:

LCMXO2-7000HC-6TG144I
Scheda dati:

LCMXO2-7000HC-6TG144I Scheda dati (PDF)
Series:

LCMXO2
Number Of Logic Elements:

6864 LE
Adaptive Logic Modules - ALMs:

3432 ALM
Embedded Memory:

240 kbit
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per LCMXO2-7000HC-6TG144I

LCMXO2-7000HC-6TG144I Descrizione generale

Embedded within the LCMXO2-7000HC-6TG144I is a built-in power-on reset (POR) circuitry, ensuring reliable startup sequences and system stability. This feature is crucial for applications where uninterrupted operation is vital, such as in critical control systems or communication networks. The FPGA's low power consumption complements its high performance, making it an energy-efficient solution for applications where power efficiency is a priority

Caratteristiche principali

Flexible Logic Architecture
Six devices with 256 to 6864 LUT4s and 19 to 335 I/Os
Ultra Low Power Devices
Advanced 65 nm low power process
As low as 19 µW standby power
Programmable low swing differential I/Os
Stand-by mode and other power saving options
Embedded and Distributed Memory
Up to 240 Kbits sysMEM™ Embedded Block RAM
Up to 54 Kbits Distributed RAM
Dedicated FIFO control logic On-Chip User Flash Memory
Up to 256 Kbits of User Flash Memory
100,000 write cycles
Accessible through WISHBONE, SPI, I2C and JTAG interfaces
Can be used as soft processor PROM or as Flash memory
Pre-Engineered Source Synchronous I/O
DDR registers in I/O cells
Dedicated gearing logic
7:1 Gearing for Display I/Os
Generic DDR, DDRX2, DDRX4
Dedicated DDR/DDR2/LPDDR memory with DQS support
High Performance, Flexible I/O Buffer
Programmable sysIO™ buffer supports wide range of interfaces:
– LVCMOS 3.3/2.5/1.8/1.5/1.2
– LVTTL
–PCI
– LVDS, Bus-LVDS, MLVDS, RSDS, LVPECL
– SSTL 25/18
– HSTL 18
– Schmitt trigger inputs, up to 0.5V hysteresis
I/Os support hot socketing
On-chip differential termination
Programmable pull-up or pull-down mode

Specifiche

Product Category	FPGA - Field Programmable Gate Array	Series	LCMXO2
Number of Logic Elements	6864 LE	Adaptive Logic Modules - ALMs	3432 ALM
Embedded Memory	240 kbit	Number of I/Os	114 I/O
Supply Voltage - Min	2.375 V	Supply Voltage - Max	3.6 V
Minimum Operating Temperature	- 40 C	Maximum Operating Temperature	+ 100 C
Number of Transceivers	-	Mounting Style	SMD/SMT
Packaging	[ "Tray" ]	Distributed RAM	54 kbit
Embedded Block RAM - EBR	240 kbit	Maximum Operating Frequency	388 MHz
Moisture Sensitive	Yes	Number of Logic Array Blocks - LABs	858 LAB
Operating Supply Current	189 uA	Operating Supply Voltage	2.5 V/3.3 V
Product Type	FPGA - Field Programmable Gate Array	Factory Pack Quantity	60
Subcategory	Programmable Logic ICs	Total Memory	550 kbit
Tradename	MachXO2	Unit Weight	0.046530 oz

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..