Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

LCMXO2-4000HE-6MG132I +BOM

LCMXO2-4000HE-6MG132I, 4320 540 CSPBGA-132 Programmable Logic Device (CPLDs/FPGAs) ROHS

Produttore:

Lattice Semiconductor Corporation
ProduttorePart #:

LCMXO2-4000HE-6MG132I
Scheda dati:

LCMXO2-4000HE-6MG132I Scheda dati (PDF)
Pbfree Code:

Yes
Part Life Cycle Code:

Active
Reach Compliance Code:

compliant
ECCN Code:

EAR99
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per LCMXO2-4000HE-6MG132I

LCMXO2-4000HE-6MG132I Descrizione generale

The LCMXO2-4000HE-6MG132I is a powerhouse in the field of programmable logic devices, boasting a robust 4000 LUTs for intricate logic implementation. With its high-speed performance grade of -6, this FPGA from Lattice Semiconductor promises lightning-fast operation speeds, ideal for applications demanding real-time data processing

Caratteristiche principali

Flexible Logic Architecture
Six devices with 256 to 6864 LUT4s and 19 to 335 I/Os
Ultra Low Power Devices
Advanced 65 nm low power process
As low as 19 µW standby power
Programmable low swing differential I/Os
Stand-by mode and other power saving options
Embedded and Distributed Memory
Up to 240 Kbits sysMEM™ Embedded Block RAM
Up to 54 Kbits Distributed RAM
Dedicated FIFO control logic On-Chip User Flash Memory
Up to 256 Kbits of User Flash Memory
100,000 write cycles
Accessible through WISHBONE, SPI, I2C and JTAG interfaces
Can be used as soft processor PROM or as Flash memory
Pre-Engineered Source Synchronous I/O
DDR registers in I/O cells
Dedicated gearing logic
7:1 Gearing for Display I/Os
Generic DDR, DDRX2, DDRX4
Dedicated DDR/DDR2/LPDDR memory with DQS support
High Performance, Flexible I/O Buffer
Programmable sysIO™ buffer supports wide range of interfaces:
– LVCMOS 3.3/2.5/1.8/1.5/1.2
– LVTTL
–PCI
– LVDS, Bus-LVDS, MLVDS, RSDS, LVPECL
– SSTL 25/18
– HSTL 18
– Schmitt trigger inputs, up to 0.5V hysteresis
I/Os support hot socketing
On-chip differential termination
Programmable pull-up or pull-down mode

Specifiche

Pbfree Code	Yes	Part Life Cycle Code	Active
Reach Compliance Code	compliant	ECCN Code	EAR99
HTS Code	8542.39.00.01	JESD-30 Code	S-PBGA-B132
JESD-609 Code	e1	Length	8 mm
Moisture Sensitivity Level	3	Number of Inputs	104
Number of Logic Cells	4320	Number of Outputs	104
Number of Terminals	132	Operating Temperature-Max	100 °C
Operating Temperature-Min	-40 °C	Packing Method	TRAY
Peak Reflow Temperature (Cel)	250	Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY
Qualification Status	Not Qualified	Seated Height-Max	1.35 mm
Supply Voltage-Max	1.26 V	Supply Voltage-Min	1.14 V
Supply Voltage-Nom	1.2 V	Surface Mount	YES
Terminal Finish	Tin/Silver/Copper (Sn/Ag/Cu)	Terminal Form	BALL
Terminal Pitch	0.5 mm	Terminal Position	BOTTOM
Time@Peak Reflow Temperature-Max (s)	30	Width	8 mm
Series	MachXO2	Programmabe	Not Verified
Number of LABs/CLBs	540	Number of Logic Elements/Cells	4320
Total RAM Bits	94208	Number of I/O	104
Voltage - Supply	1.14V ~ 1.26V	Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)	Base Product Number	LCMXO2-4000

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..