Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

LCMXO2-2000HC-4TG100I +BOM

100-pin Thin Quad Flat Package MACHXO2 2112 PLD LCMXO2-2000HC-4TG100I

Produttore:

Lattice
ProduttorePart #:

LCMXO2-2000HC-4TG100I
Scheda dati:

LCMXO2-2000HC-4TG100I Scheda dati (PDF)
Series:

LCMXO2
Number Of Logic Elements:

2112 LE
Adaptive Logic Modules - ALMs:

1056 ALM
Embedded Memory:

74 kbit
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per LCMXO2-2000HC-4TG100I

LCMXO2-2000HC-4TG100I Descrizione generale

The LCMXO2-2000HC-4TG100I by Lattice Semiconductor is tailored to offer a cost-effective and flexible solution for applications requiring programmable logic. Its high level of flexibility and reconfigurability enables designers to quickly and easily implement custom logic functions, making it an attractive option for projects with tight time constraints. In addition, its low power consumption and support for various I/O standards make it a versatile choice for a wide spectrum of applications

Caratteristiche principali

Flexible Logic Architecture
Six devices with 256 to 6864 LUT4s and 19 to 335 I/Os
Ultra Low Power Devices
Advanced 65 nm low power process
As low as 19 µW standby power
Programmable low swing differential I/Os
Stand-by mode and other power saving options
Embedded and Distributed Memory
Up to 240 Kbits sysMEM™ Embedded Block RAM
Up to 54 Kbits Distributed RAM
Dedicated FIFO control logic On-Chip User Flash Memory
Up to 256 Kbits of User Flash Memory
100,000 write cycles
Accessible through WISHBONE, SPI, I2C and JTAG interfaces
Can be used as soft processor PROM or as Flash memory
Pre-Engineered Source Synchronous I/O
DDR registers in I/O cells
Dedicated gearing logic
7:1 Gearing for Display I/Os
Generic DDR, DDRX2, DDRX4
Dedicated DDR/DDR2/LPDDR memory with DQS support
High Performance, Flexible I/O Buffer
Programmable sysIO™ buffer supports wide range of interfaces:
– LVCMOS 3.3/2.5/1.8/1.5/1.2
– LVTTL
–PCI
– LVDS, Bus-LVDS, MLVDS, RSDS, LVPECL
– SSTL 25/18
– HSTL 18
– Schmitt trigger inputs, up to 0.5V hysteresis
I/Os support hot socketing
On-chip differential termination
Programmable pull-up or pull-down mode

Specifiche

Product Category	FPGA - Field Programmable Gate Array	Series	LCMXO2
Number of Logic Elements	2112 LE	Adaptive Logic Modules - ALMs	1056 ALM
Embedded Memory	74 kbit	Number of I/Os	79 I/O
Supply Voltage - Min	2.375 V	Supply Voltage - Max	3.6 V
Minimum Operating Temperature	- 40 C	Maximum Operating Temperature	+ 100 C
Number of Transceivers	-	Mounting Style	SMD/SMT
Packaging	[ "Tray" ]	Distributed RAM	16 kbit
Embedded Block RAM - EBR	74 kbit	Maximum Operating Frequency	269 MHz
Moisture Sensitive	Yes	Number of Logic Array Blocks - LABs	264 LAB
Operating Supply Current	80 uA	Operating Supply Voltage	2.5 V/3.3 V
Product Type	FPGA - Field Programmable Gate Array	Factory Pack Quantity	90
Subcategory	Programmable Logic ICs	Total Memory	170 kbit
Tradename	MachXO2	Unit Weight	0.023175 oz

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..