Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

LC4032ZE-7TN48C +BOM

A leading-edge FPGAs that enables rapid prototyping and deploymen

Produttore:

Lattice
ProduttorePart #:

LC4032ZE-7TN48C
Scheda dati:

LC4032ZE-7TN48C Scheda dati (PDF)
Series:

ispMACH 4032
Mounting Style:

SMD/SMT
Operating Supply Voltage:

1.8 V
Number Of Macrocells:

32
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per LC4032ZE-7TN48C

E-mail: [email protected]

Skype: live:.cid.ab6b29428937b76

tel: +852 95804164

Caratteristiche principali

High Performance
fMAX = 260MHz maximum operating frequency
tPD = 4.4ns propagation delay
Up to four global clock pins with programmable clock polarity control
Up to 80 PTs per output
Ease of Design
Flexible CPLD macrocells with individual clock, reset, preset and clock enable controls
Up to four global OE controls
Individual local OE control per I/O pin
Excellent First-Time-FitTM and refit
Wide input gating (36 input logic blocks) for fast counters, state machines and address decoders
Ultra Low Power
Standby current as low as 10µA typical
1.8V core; low dynamic power
Operational down to 1.6V VCC
Superior solution for power sensitive consumer applications
Per pin pull-up, pull-down or bus keeper control
Power Guard with multiple enable signals
Broad Device Offering
32 to 256 macrocells
Multiple temperature range support
– Commercial: 0 to 90°C junction (Tj)
– Industrial: -40 to 105°C junction (Tj)
Space-saving packages
Easy System Integration
Operation with 3.3V, 2.5V, 1.8V or 1.5V LVCMOS I/O
5V tolerant I/O for LVCMOS 3.3, LVTTL, and PCI interfaces
Hot-socketing support
Open-drain output option
Programmable output slew rate
3.3V PCI compatible
I/O pins with fast setup path
Input hysteresis
1.8V core power supply
IEEE 1149.1 boundary scan testable
IEEE 1532 ISC compliant
1.8V In-System Programmable (ISP™) using Boundary Scan Test Access Port (TAP)
Pb-free package options (only)
On-chip user oscillator and timer

Applicazione

Efficient logic control
Low to moderate power usage
Great for interface control

Specifiche

Product Category	CPLD - Complex Programmable Logic Devices	Series	ispMACH 4032
Mounting Style	SMD/SMT	Operating Supply Voltage	1.8 V
Number of Macrocells	32	Number of I/Os	32 I/O
Supply Voltage - Max	1.9 V	Supply Voltage - Min	1.7 V
Minimum Operating Temperature	0 C	Maximum Operating Temperature	+ 90 C
Maximum Operating Frequency	260 MHz	Propagation Delay - Max	7.5 ns
Packaging	[ "Tray" ]	Height	1 mm
Length	7 mm	Moisture Sensitive	Yes
Number of Logic Array Blocks - LABs	2	Operating Supply Current	50 uA
Product Type	CPLD - Complex Programmable Logic Devices	Factory Pack Quantity	250
Subcategory	Programmable Logic ICs	Width	7 mm
Unit Weight	0.319998 oz

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..