Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

LAN91C111i-NC +BOM

0Mbps/100Mbps 3.3V 128-pin PQFP

Produttore:

Microchip Technology, Inc
ProduttorePart #:

LAN91C111i-NC
Scheda dati:

LAN91C111i-NC Scheda dati (PDF)
Series:

*
Programmable:

Not Verified
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per LAN91C111i-NC

E-mail: [email protected]

Skype: live:.cid.ab6b29428937b76

tel: +852 95804164

LAN91C111i-NC Descrizione generale

The Microchip LAN91C111 is designed to facilitate the implementation of a third generation of Fast Ethernet connectivity solutions for embedded applications. For this third generation of products, flexibility and integration dominate the design requirements. The LAN91C111 is a mixed signal Analog/Digital device that implements the MAC and PHY portion of the CSMA/CD protocol at 10 and 100 Mbps. The design will also minimize data throughput constraints utilizing a 32-bit, 16-bit or 8-bit bus Host interface in embedded applications.

The total internal memory FIFO buffer size is 8 Kbytes, which is the total chip storage for transmit and receive operations.

The Microchip LAN91C111 is software compatible with the LAN9000 family of products.

*The LANCheck online design review service is subject to Microchip's Program Terms and Conditions and requires a myMicrochip account.

For product comparison, please consider:LAN9218

Caratteristiche principali

Features
Single Chip Ethernet Controller
Dual Speed - 10/100 Mbps
Fully Supports Full Duplex Switched Ethernet
Supports Burst Data Transfer
8 Kbytes Internal Memory for Receive and Transmit FIFO Buffers
Enhanced Power Management Features
Optional Configuration via Serial EEPROM Interface
Supports 8, 16 and 32 Bit CPU Accesses
Internal 32 Bit Wide Data Path (into Packet Buffer Memory)
Built-in Transparent Arbitration for Slave Sequential Access Architecture
Flat MMU Architecture with Symmetric Transmit and Receive Structures and Queues
3.3V Operation with 5V Tolerant I/O Buffers
Single 25 MHz Reference Clock for Both PHY and MAC
External 25 MHz Output Pin for an External PHY Supporting PHY's Physical Media
Low Power CMOS Design
Supports Multiple Embedded Processor Host Interfaces
ARM
SH
Power PC
Coldfire
680X0, 683XX
MIPS R3000
3.3V MII (Media Independent Interface) MAC-PHY Interface Running at Nibble Rate
MII Management Serial Interface
128 Pin QFP RoHS compliant package
128 Pin TQFP 1.0 mm height RoHS compliant package
Commercial Temperature Range from 0°C to 70°C (LAN91C111)
Industrial Temperature Range from -40°C to 85°C (LAN91C111i)
Network Interface
Fully Integrated IEEE 802.3/802.3u - 100BASE-TX/10BASE-T Physical Layer
Auto Negotiation: 10/100, Full/Half Duplex
On Chip Wave Shaping - No External Filters Required
Adaptive Equalizer
Baseline Wander Correction
LED Outputs (User Selectable - Up to Two LED Functions at One Time)
Link
Activity
Full Duplex
10/100
Transmit
Receive

Applicazione

High-speed communication
Compact design
Reliable performance

Specifiche

Category	Integrated Circuits (ICs)InterfaceControllers	Series	*
Programmable	Not Verified

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..