Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

HSP50210JI-52Z +BOM

RF IC Demodulator AM, FM 52MHz 84-PLCC (29.31x29.31)

Produttore:

Renesas Technology Corp
ProduttorePart #:

HSP50210JI-52Z
Scheda dati:

HSP50210JI-52Z Scheda dati (PDF)
Number Of Pins:

84
Frequency:

52 MHz
Max Operating Temperature:

85 °C
Max Supply Voltage:

5.25 V
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per HSP50210JI-52Z

HSP50210JI-52Z Descrizione generale

Support is limited to customers who have already adopted these products.

The Digital Costas Loop (DCL) performs many of the baseband processing tasks required for the demodulation of BPSK, QPSK, 8-PSK, OQPSK, FSK, AM and FM waveforms. These tasks include matched filtering, carrier tracking, symbol synchronization, AGC, and soft decision slicing. The DCL is designed for use with the HSP50110 Digital Quadrature Tuner to provide a two chip solution for digital down conversion and demodulation. The DCL processes the In-phase (I) and quadrature (Q) components of a baseband signal which have been digitized to 10 bits. As shown in the block diagram, the main signal path consists of a complex multiplier, selectable matched filters, gain multipliers, cartesian-to-polar converter, and soft decision slicer. The complex multiplier mixes the I and Q inputs with the output of a quadrature NCO. Following the mix function, selectable matched filters are provided which perform integrate and dump or root raised cosine filtering (a ~ 0. 40). The matched filter output is routed to the slicer, which generates 3-bit soft decisions, and to the cartesian-topolar converter, which generates the magnitude and phase terms required by the AGC and Carrier Tracking Loops. The PLL system solution is completed by the HSP50210 error detectors and second order Loop Filters that provide carrier tracking and symbol synchronization signals. In applications where the DCL is used with the HSP50110, these control loops are closed through a serial interface between the two parts. To maintain the demodulator performance with varying signal power and SNR, an internal AGC loop is provided to establish an optimal signal level at the input to the slicer and to the cartesian-to-polar converter.

Caratteristiche principali

Clock Rates Up to 52MHz
Selectable Matched Filtering with Root Raised Cosine or Integrate and Dump Filter
Second Order Carrier and Symbol Tracking Loop Filters
Automatic Gain Control (AGC)
Discriminator for FM/FSK Detection and Discriminator Aided Acquisition
Swept Acquisition with Programmable Limits
Lock Detector
Data Quality and Signal Level Measurements
Cartesian to Polar Converter
8-Bit Microprocessor Control - Status Interface
Designed to work with the HSP50110 Digital Quadrature Tuner
84 Lead PLCC
Pb-Free Available (RoHS compliant)

Specifiche

Number of Pins	84	Frequency	52 MHz
Max Operating Temperature	85 °C	Max Supply Voltage	5.25 V
Min Operating Temperature	-40 °C	Min Supply Voltage	4.75 V
Operating Supply Current	500 µA	Operating Supply Voltage	5 V

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..