Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

GAL22V10D-25LJN +BOM

GAL22V10D-25LJN is a lead-free, CMOS programmable logic device with a 25ns speed rating and PAL-Type architecture in a PQCC28 package

Produttore:

Lattice Semiconductor Corporation
ProduttorePart #:

GAL22V10D-25LJN
Scheda dati:

GAL22V10D-25LJN Scheda dati (PDF)
Programmabe:

Not Verified
Programmable Type:

EE PLD
Number Of Macrocells:

10
Speed:

25 ns
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per GAL22V10D-25LJN

GAL22V10D-25LJN Descrizione generale

The GAL22V10D-25LJN, a programmable logic device manufactured by Lattice Semiconductor Corporation, features 22 inputs, 10 outputs, and 10 macrocells that can be customized through hardware programming. Operating at a maximum speed of 25 MHz with low power consumption, it is suitable for a wide range of applications, such as telecommunications, consumer electronics, and industrial automation. This device, utilizing CMOS technology, is equipped with a JEDEC JTAG boundary-scan test access port for convenient programming and debugging. Additionally, a user-programmable security bit adds an extra layer of protection to prevent unauthorized access to the configuration data

Caratteristiche principali

HIGH PERFORMANCE E2CMOS® TECHNOLOGY
— 4 ns Maximum Propagation Delay
— Fmax = 250 MHz
— 3.5 ns Maximum from Clock Input to Data Output
— UltraMOS® Advanced CMOS Technology
ACTIVE PULL-UPS ON ALL PINS
COMPATIBLE WITH STANDARD 22V10 DEVICES
— Fully Function/Fuse-Map/Parametric Compatible with Bipolar and UVCMOS 22V10 Devices
50% to 75% REDUCTION IN POWER VERSUS BIPOLAR
— 90mA Typical Icc on Low Power Device
— 45mA Typical Icc on Quarter Power Device
E2 CELL TECHNOLOGY
— Reconfigurable Logic
— Reprogrammable Cells
— 100% Tested/100% Yields
— High Speed Electrical Erasure (<100ms)
— 20 Year Data Retention
TEN OUTPUT LOGIC MACROCELLS
— Maximum Flexibility for Complex Logic Designs
PRELOAD AND POWER-ON RESET OF REGISTERS
— 100% Functional Testability

Specifiche

Programmabe	Not Verified	Programmable Type	EE PLD
Number of Macrocells	10	Voltage - Input	-
Speed	25 ns	Mounting Type	Surface Mount

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..