Metodo di pagamento
EPF10K20RC208-3 +BOM
Expression A flexible logic chip for complex design
QFP-208-
Produttore:
-
ProduttorePart #:
EPF10K20RC208-3
-
Scheda dati:
-
Programmabe:
Not Verified
-
Number Of LABs/CLBs:
144
-
Number Of Logic Elements/Cells:
1152
-
Total RAM Bits:
12288
-
EDA/CAD Modelli:
All bill of materials (BOM) can be sent via email to [email protected], or fill below form to Quote for EPF10K20RC208-3, guaranteed quotes back within 12hr.
Disponibilità: 5589 PZ
Compila il breve modulo sottostante e ti forniremo immediatamente il preventivo.
EPF10K20RC208-3 Descrizione generale
The EPF10K20RC208-3 is a cutting-edge Field Programmable Gate Array (FPGA) developed by Altera Corporation. Boasting 10,000 logic elements and 208 pins, this FPGA is a powerhouse for high-performance applications that demand fast data processing and efficient logic implementation. With a 3.3V power supply, the EPF10K20RC208-3 is designed to deliver reliable and consistent performance
Caratteristiche principali
- The industry’s first embedded programmable logic device (PLD) family, providing System-on-a-Programmable-Chip (SOPC) integration
- – Embedded array for implementing megafunctions, such as efficient memory and specialized logic functions
- – Logic array for general logic functions
- High density
- – 10,000 to 250,000 typical gates (see Tables 1 and 2)
- – Up to 40,960 RAM bits; 2,048 bits per embedded array block (EAB), all of which can be used without reducing logic capacity
- System-level features
- – MultiVoltTM I/O interface support
- – 5.0-V tolerant input pins in FLEX® 10KA devices
- – Low power consumption (typical specification less than 0.5 mA in standby mode for most devices)
- – FLEX 10K and FLEX 10KA devices support peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2
- – FLEX 10KA devices include pull-up clamping diode, selectable on a pin-by-pin basis for 3.3-V PCI compliance
- – Select FLEX 10KA devices support 5.0-V PCI buses with eight or fewer loads
- – Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990, available without consuming any device logic
- – Devices are fabricated on advanced processes and operate with a 3.3-V or 5.0-V supply voltage (see Table 3
- – In-circuit reconfigurability (ICR) via external configuration device, intelligent controller, or JTAG port
- – ClockLockTM and ClockBoostTM options for reduced clock delay/skew and clock multiplication
- – Built-in low-skew clock distribution trees
- – 100% functional testing of all devices; test vectors or scan chains are not required
- Flexible interconnect
- – FastTrack® Interconnect continuous routing structure for fast, predictable interconnect delays
- – Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
- – Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
- – Tri-state emulation that implements internal tri-state buses
- – Up to six global clock signals and four global clear signals
- Powerful I/O pins
- – Individual tri-state output enable control for each pin
- – Open-drain option on each I/O pin
- – Programmable output slew-rate control to reduce switching noise
- – FLEX 10KA devices support hot-socketing
- Peripheral register for fast setup and clock-to-output delay
- Flexible package options
- – Available in a variety of packages with 84 to 600 pins (see Tables 4 and 5)
- – Pin-compatibility with other FLEX 10K devices in the same package
- – FineLine BGATM packages maximize board space efficiency
- Software design support and automatic place-and-route provided by Altera development systems for Windows-based PCs and Sun SPARCstation, HP 9000 Series 700/800 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic
Specifiche
Programmabe | Not Verified | Number of LABs/CLBs | 144 |
Number of Logic Elements/Cells | 1152 | Total RAM Bits | 12288 |
Number of I/O | 147 | Number of Gates | 63000 |
Voltage - Supply | 4.75V ~ 5.25V | Mounting Type | Surface Mount |
Operating Temperature | 0°C ~ 70°C (TA) |
Politiche di servizio e altro
Relativi al servizio post-vendita e alla liquidazione
Per canali di pagamento alternativi, contattaci a:
[email protected]metodo di spedizione
AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..
Prodotto 365 giorni
Qualità garantita
Promettiamo di fornire un servizio di garanzia della qualità di 365 giorni per tutti i nostri prodotti.
In Stock: 5.589
Minimum Order: 1
Qtà. | Prezzo unitario | Est. Prezzo |
---|---|---|
1+ | - | - |
I prezzi sottostanti sono solo di riferimento.