Metodo di pagamento
![hsbc](/img/service-policies-hsbc.png)
![paypal](/img/service-policies-paypal.png)
![wu](/img/service-policies-wu.png)
![mg](/img/service-policies-mg.png)
Stratix® II Field Programmable Gate Array (FPGA) IC 742 6747840 132540 1020-BBGA
BGAProduttore:
ProduttorePart #:
EP2S130F1020C3
Scheda dati:
Feature-family-name:
Stratix® II
Feature-process-technology:
90nm
Feature-maximum-number-of-user-i-os:
742
Feature-device-logic-cells:
132540
EDA/CAD Modelli:
Invia tutte le distinte materiali a
[email protected],
oppure compila il modulo sottostante per un preventivo su EP2S130F1020C3. Risposta garantita entro
12hr.
Compila il breve modulo sottostante e ti forniremo immediatamente il preventivo.
Stratix® II Field Programmable Gate Array (FPGA) IC 742 6747840 132540 1020-BBGA
feature-family-name | Stratix® II | feature-process-technology | 90nm |
feature-maximum-number-of-user-i-os | 742 | feature-number-of-registers | |
feature-device-logic-cells | 132540 | feature-device-system-gates | |
feature-number-of-multipliers | 252 (18x18) | feature-program-memory-type | SRAM |
feature-ram-bits-kbit | 6589.7 | feature-total-number-of-block-ram | 6+609+699 |
feature-ethernet-macs | feature-supported-ip-core | 32/64-bit PCI-X bus Master/Target interface Core, 66/100/133Mhz|PowerPC/SH/1960 System Controller|RapidIO to AXI Bridge Controller (RAB)|Viterbi Compiler, High-Speed Parallel Decoder | |
feature-supported-ip-core-manufacture | Altera/CAST, Inc/Barco Silex/Mobiveil, Inc/Eureka Technology Inc/PLDA | feature-maximum-number-of-serdes-channels | |
feature-device-logic-units | 132540 | feature-device-number-of-dlls-plls | 12 |
feature-transceiver-blocks | feature-transceiver-speed-gbps | ||
feature-dedicated-dsp | 63 | feature-pci-blocks | |
feature-programmability | No | feature-maximum-internal-frequency-mhz | 778.82 |
feature-speed-grade | 3 | feature-giga-multiply-accumulates-per-second | 66.15 |
feature-differential-i-o-standards-supported | LVDS|LVPECL | feature-single-ended-i-o-standards-supported | HSTL|SSTL|CMOS|LVTTL |
feature-external-memory-interface | QDRII+SRAM|RLDRAM II|DDR2 SDRAM|DDR SDRAM | feature-minimum-operating-supply-voltage-v | 1.15 |
feature-maximum-operating-supply-voltage-v | 1.25 | feature-packaging | |
feature-rad-hard | feature-pin-count | 1020 | |
feature-cecc-qualified | No | feature-esd-protection | |
feature-escc-qualified | feature-military | No | |
feature-aec-qualified | No | feature-aec-qualified-number | |
feature-auto-motive | No | feature-p-pap | No |
feature-eccn-code | 3A001.a.7.a | feature-svhc | Yes |
feature-svhc-exceeds-threshold | Yes |
Relativi al servizio post-vendita e alla liquidazione
Metodo di pagamento
Per canali di pagamento alternativi, contattaci a:
[email protected]metodo di spedizione
AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..
Prodotto 365 giorni
Qualità garantita
Promettiamo di fornire un servizio di garanzia della qualità di 365 giorni per tutti i nostri prodotti.
Qtà. | Prezzo unitario | Est. Prezzo |
---|---|---|
1+ | - | - |
I prezzi sottostanti sono solo di riferimento.
It came quickly. Packed medium, can suede both mikruhu and conders. Soldering for three. The chips themselves cause a very strong doubt about the original.