Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

DS90LT012ATMF/NOPB +BOM

40 to 85, 3-V, 5-SOT-23, DS90LT012ATMF/NOPB, CMOS, LVDS, differential, line, operating, package, product, receiver, range, single, temperature

Produttore:

Texas Instruments
ProduttorePart #:

DS90LT012ATMF/NOPB
Scheda dati:

DS90LT012ATMF/NOPB Scheda dati (PDF)
Function:

Receiver
Protocols:

BLVDS, LVDS, LVPECL
Number Of Transmitters:

0
Number Of Receivers:

1
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per DS90LT012ATMF/NOPB

DS90LT012ATMF/NOPB Descrizione generale

The DS90LV012A and DS90LT012A are state-of-the-art CMOS differential line receivers that boast ultra-low power dissipation, minimal noise, and exceptional data rates. These devices are specifically engineered to support data rates exceeding 400 Mbps (200 MHz) by harnessing the power of Low Voltage Differential Swing (LVDS) technology. With the ability to accept low voltage (350 mV typical) differential input signals and translate them to 3V CMOS output levels, the DS90LV012A and DS90LT012A are truly cutting-edge. In addition, these receivers offer support for open, shorted, and terminated (100Ω) input fail-safe conditions, ensuring that the receiver output remains HIGH under all fail-safe circumstances. The DS90LV012A features a user-friendly pinout design that simplifies PCB layout, while the DS90LT012A comes equipped with an input line termination resistor for point-to-point applications. By utilizing the DS90LV012A and DS90LT012A, as well as their companion LVDS line driver, designers can now explore a more efficient and low-power alternative to traditional high-power PECL/ECL devices for high-speed interface applications

Caratteristiche principali

Precision Timing Synchronization
Adaptive Frequency Control
Data Compression Algorithms
Error Correction Mechanisms

Applicazione

High-speed data
Low power usage

Specifiche

Function	Receiver	Protocols	BLVDS, LVDS, LVPECL
Number of transmitters	0	Number of receivers	1
Supply voltage (V)	3.3	Signaling rate (MBits)	400
Input signal	BLVDS, LVDS, LVPECL	Output signal	LVCMOS, LVTTL
Rating	Catalog	Operating temperature range (°C)	-40 to 85

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..