Metodo di pagamento
![hsbc](/img/service-policies-hsbc.png)
![paypal](/img/service-policies-paypal.png)
![wu](/img/service-policies-wu.png)
![mg](/img/service-policies-mg.png)
PCnetTM-PCISingle-ChipEthernetControllerforPCILocalBus
QFPProduttore:
ProduttorePart #:
AM79C970
Scheda dati:
Pacchetto/custodia:
QFP
EDA/CAD Modelli:
Invia tutte le distinte materiali a
[email protected],
oppure compila il modulo sottostante per un preventivo su AM79C970. Risposta garantita entro
12hr.
Compila il breve modulo sottostante e ti forniremo immediatamente il preventivo.
GENERAL DESCRIPTIONThe PCnet-PCI single-chip 32-bit Ethernet controller is a highly integrated Ethernet system solution designed to address high-performance system application requirements. It is a flexible bus-mastering device that can be used in any application, including network-ready PCs, printers, fax modems, and bridge/router designs.DISTINCTIVE CHARACTERISTICS■Single-chip Ethernet controller for the Periph eral Component Interconnect (PCI) local bus■Supports ISO 8802-3 (IEEE/ANSI 802.3) and Ethernet Standards■Direct interface to the PCI local bus■Compliant to PCI local bus specification(Revision 2.0)■Software compatible with AMD’s Am7990 LANCE, Am79C90 C-LANCE, Am79C960 PCnet-ISA, Am79C961 PCnet-ISA+, Am79C965 PCnet-32, and Am79C900 ILACCTM register and descriptor architecture■Compatible with Am2100/Am1500T and Novell NE2100/NE1500 driver software■High-performance Bus Master architecture with integrated DMA Buffer Management Unit for low CPU and bus utilization■Big endian byte alignment supported■Single +5 V power supply operation■Low-power, CMOS design with sleep modes allows reduced power consumption for critical battery powered applications and Green PCs■MicrowireTM EEPROM interface supports jumperless design■Individual 136-byte transmit and 128-byte receive FIFOs provide frame buffering for increased system latency, and support the following features:— Automatic retransmission with no FIFO reload— Automatic receive stripping and transmit padding (individually programmable)— Automatic runt packet rejection— Automatic deletion of received collision frames■Look-Ahead Packet Processing (LAPP) concept allows protocol analysis to begin before end of receive frame■Integrated Manchester Encoder/Decoder■Provides integrated Attachment Unit Interface (AUI) and 10BASE-T transceiver with automatic port selection■Automatic Twisted-Pair receive polarity detection and automatic correction of the receive polarity■Optional byte padding to long-word boundary on receive■Dynamic transmit FCS generation programmable on a frame-by-frame basis■Internal/external loopback capabilities■Supports the following types of network interfaces:— AUI to external 10BASE2, 10BASE5,10BASE-T or 10BASE-F MAU— Internal 10BASE-T transceiver with Smart Squelch to Twisted-Pair medium■NAND Tree test mode for connectivity testing on printed circuit boards■132-pin PQFP package
Relativi al servizio post-vendita e alla liquidazione
Metodo di pagamento
Per canali di pagamento alternativi, contattaci a:
[email protected]metodo di spedizione
AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..
Prodotto 365 giorni
Qualità garantita
Promettiamo di fornire un servizio di garanzia della qualità di 365 giorni per tutti i nostri prodotti.
Qtà. | Prezzo unitario | Est. Prezzo |
---|---|---|
1+ | - | - |
I prezzi sottostanti sono solo di riferimento.
100-CG2261
XILINX
Embedded Discrete Graphics Processor Unit BGA
AM186ED
XILINX
AM186ED 40VIW
AM188ES
XILINX
High Performance, 80C186-/80C188-Compatible and 80L186-/80L188-Compatible, 16-Bit Embedded Microcontrollers
AM486DX2-66V16BHI
XILINX
MPU AM486 RISC 32bit 0.35um 66MHz 5V 208-Pin SQFP
ADM6992
XILINX
4 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP128