Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro Privacy Policy.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

ADSP-SC573KBCZ-3 +BOM

Dual-core SHARC+ (w/768KB L1), arm^® Cortex-A5, 1MB Shared L2, DDR, Gigabit Ethernet, USB, SDIO, 400-cspBGA

Produttore:

Analog Devices, Inc
ProduttorePart #:

ADSP-SC573KBCZ-3
Scheda dati:

ADSP-SC573KBCZ-3 Scheda dati (PDF)
packingQty:

Tray,90
packingOption:

Tray
tempRange:

0 to 70C
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per ADSP-SC573KBCZ-3

E-mail: [email protected]

Skype: live:.cid.ab6b29428937b76

tel: +852 95804164

ADSP-SC573KBCZ-3 Descrizione generale

The ADSP-SC57x/ADSP-2157x processors are members of the SHARC^® family of products. The ADSP-SC57x processor is based on the SHARC+^® dual-core and the arm^® Cortex^®-A5 core. The ADSP-SC57x/ADSP-2157x SHARC processors are members of the single-instruction, multiple data (SIMD) SHARC family of digital signal processors (DSPs) that feature Analog Devices Super Harvard Architecture. These 32-bit/40-bit/64-bit floating-point processors are optimized for high performance audio/floating-point applications with large on-chip static random-access memory (SRAM), multiple internal buses that eliminate input/output (I/O) bottlenecks, and innovative digital audio interfaces (DAI). New additions to the SHARC+ core include cache enhancements and branch prediction, while maintaining instruction set compatibility to previous SHARC products.

Caratteristiche principali

Dual-enhanced SHARC+ high performance floating-point cores
- Up to 500 MHz per SHARC+ core
- Up to 3 Mb (384 kB) L1 SRAM memory per core with parity (optional ability to configure as cache)
- 32-bit, 40-bit, and 64-bit floating-point support
- 32-bit fixed point
- Byte, short word, word, long word addressed
arm^® Cortex-A5 core
- 500 MHz/800 DMIPS with NEON/VFPv4-D16/Jazelle
- 32 kB L1 instruction cache with parity/32 kB L1 data cache with parity
- 256 kB L2 cache with parity
Powerful DMA system
On-chip memory protection
Integrated safety features
17 mm × 17 mm 400-ball CSP_BGA and 176-lead LQFP_EP, RoHS compliant
Low system power across automotive temperature range

Specifiche

model	ADSP-SC573KBCZ-3	packingQty	Tray,90
packingOption	Tray	lifeCycle	production
tempRange	0 to 70C

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..