Questo sito web utilizza i cookie. Utilizzando questo sito, acconsenti all'utilizzo dei cookie. Per ulteriori informazioni, dai un'occhiata al nostro politica sulla riservatezza.

Le immagini servono solo come riferimento,

Vedi Specifiche Tecniche

ADS5294 +BOM

Eight-Channel, 14-Bit, 80-MSPS Analog-to-Digital Converter (ADC)

Produttore:

TI
ProduttorePart #:

ADS5294
Scheda dati:

ADS5294 Scheda dati (PDF)
Pacchetto/custodia:

TQFP80
Tipologia di prodotto:

Analog to Digital Converters (ADC)
RoHS:
EDA/CAD Modelli:

Richiedi modelli CAD gratuiti per ADS5294

ADS5294 Descrizione generale

In summary, the ADS5294 sets a new standard in ADC technology with its innovative design and advanced functionalities. From its low power consumption and high SNR to its flexible resolution options and integrated digital processing capabilities, this ADC is poised to revolutionize high-performance system designs. With features like programmable decimation rates, averaging mode, and serial LVDS outputs, the ADS5294 offers unmatched versatility and convenience for system integrators. Whether used in narrow-band applications or broader systems, the ADS5294 delivers exceptional performance and reliability, making it the go-to choice for demanding applications

Caratteristiche principali

Maximum Sample Rate: 80 MSPS/14-Bit
High Signal-to-Noise Ratio
- 75.5-dBFS SNR at 5 MHz / 80 MSPS
- 78.2-dBFS SNR at 5 MHz / 80 MSPS and Decimation Filter Enabled
- 84-dBc SFDR at 5 MHz / 80 MSPS
Low Power Consumption
- 58 mW/CH at 50 MSPS
- 77 mW/CH at 80 MSPS (2-LVDS Wire Per Channel)
Digital Processing Block
- Programmable FIR Decimation Filter and Oversampling to Minimize Harmonic Interference
- Programmable IIR High-Pass Filter to Minimize DC Offset
- Programmable Digital Gain: 0 dB to 12 dB
- 2-Channel or 4-Channel Averaging
Flexible Serialized LVDS Outputs:
- One or Two Wires of LVDS Output Lines Per Channel Depending on ADC Sampling Rate
- Programmable Mapping Between ADC Input Channels and LVDS Output Pins-Eases Board Design
- Variety of Test Patterns to Verify Data Capture by FPGA/Receiver
Internal and External References
1.8-V Operation for Low Power Consumption
Low-Frequency Noise Suppression
Recovery From 6-dB Overload Within 1 Clock Cycle
Package: 12-mm × 12-mm 80-Pin QFP

Politiche di servizio e altro

Relativi al servizio post-vendita e alla liquidazione

Pagamento

Metodo di pagamento

TT/bonifico bancario

PayPal

Western Union

Grammo dei soldi

Per canali di pagamento alternativi, contattaci a:

[email protected]

Spedizione e imballaggio

metodo di spedizione

Fedex

UPS

DHL

NTN

Imballaggio

AVAQ determina e confeziona tutti i dispositivi in base ai requisiti di protezione contro le scariche elettrostatiche (ESD) e il livello di sensibilità all'umidità (MSL)..