

AD9515BCPZ-REEL7

Clock Divider Buffer 2-OUT 1-IN 1:2 32-Pin LFCSP EP T/R


Manufacturer: Analog Devices, Inc

Package/Case: LFCSP-32

Product Type: Drivers

RoHS: RoHS Compliant/Lead free

Lifecycle: Active



Images are for reference only

Inquiry

General Description

The AD9515 features a two-output clock distribution IC in a design that emphasizes low jitter and phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements also benefit from this part.

There are two independent clock outputs. One output is LVPECL, while the other output can be set to either LVDS or CMOS levels. The LVPECL output operates to 1.6 GHz. The other output operates to 800 MHz in LVDS mode and to 250 MHz in CMOS mode.

Each output has a programmable divider that can be set to divide by a selected set of integers ranging from 1 to 32. The phase of one clock output relative to the other clock output can be set by means of a divider phase select function that serves as a coarse timing adjustment.

The LVDS/CMOS output features a delay element with three selectable full-scale delay values (1.5 ns, 5 ns, and 10 ns), each with 16 steps of fine adjustment. The AD9515 does not require an external controller for operation or setup. The device is programmed by means of 11 pins (S0 to S10) using 4-level logic.

The programming pins are internally biased to ½ VS. The VREF pin provides a level of ½ VS. VS (3.3 V) and GND (0 V) provide the other two logic levels.

The AD9515 is ideally suited for data converter clocking applications where maximum converter performance is achieved by encode signals with subpicosecond jitter.

The AD9515 is available in a 32-lead LFCSP and operates from a single 3.3 V supply. The temperature range is -40°C to +85°C.

Key Features

1.6 GHz differential clock input

2 programmable dividers, in range from 1 to 32 Phase select for output-to-output coarse delay adjust

1.6 GHz LVPECL clock outputLVPECL Additive output jitter 225 fs rms

 $800\ MHz/250\ MHz\ LVDS/CMOS\ clock\ outputLVDS/CMOS\ Additive\ output\ jitter\ 300\ fs\ rms/290\ fs\ rmsTime\ delays\ up\ to\ 10\ ns$

Device configured with 4-level logic pins

Space-saving, 32-lead LFCSP

Application

Low jitter, low phase noise clock distribution

Clocking high speed ADC, DAC, DDS, DDC, DUC, MxFE

High performance wireless transceivers


High performance instrumentation

Broadband infrastructure

ATE

GND VS VS DNC VS 32 33 30 29 27 27 25 25 vs 24 VS CLK 2 23 OUT0 **22 OUT0B** CLKB 3 AD9515 vs 21 VS **TOP VIEW** SYNCB 5 (Not to Scale) 20 VS VREF 6 19 OUT1 18 OUT1B S10 7 S9 8 17 VS 15 t 5 t t Figure 6. 32-Lead LFCSP Pin Configuration

FUNCTIONAL BLOCK DIAGRAM



Recommended For You

| AD9517-3ABCPZ | AD9954YSV | ADCLK914BCPZ-WP |
|---------------------|---------------------|---------------------|
| Analog Devices, Inc | Analog Devices, Inc | Analog Devices, Inc |
| QFN | QFP | LFCSP-16 |
| | | |
| AD7008JP50 | AD9952YSV | AD9516-3BCPZ |
| Analog Devices, Inc | Analog Devices, Inc | Analog Devices, Inc |
| PLCC44 | QFP | QFN |
| | | |
| ADCLK944BCPZ-R2 | AD9577BCPZ | AD9543BCPZ |
| Analog Devices, Inc | Analog Devices, Inc | Analog Devices, Inc |
| LFCSP16 | LFCSP-40 | LFCSP-48 |
| | | |
| AD9853AS | ADN2805ACPZ | ADN2807ACPZ |
| Analog Devices, Inc | Analog Devices, Inc | Analog Devices, Inc |
| QFP | LFCSP | 48-LFCSP |
| | | |
| AD9520-4BCPZ | AD9831AST | ADN2855ACPZ |
| Analog Devices, Inc | Analog Devices, Inc | Analog Devices, Inc |
| LFCSP | QFP | LFCSP32 |